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Abstract—In this article, we present a convex optimization 
model to design a stacked hybrid memory system for 3D 
embedded chip-multiprocessors (eCMP). Our convex model 
optimizes numbers and placement of SRAM and STT-RAM 
memories on the memory layer, and maps applications/threads 
on cores in the core layer effectively. The detailed proposed 
model satisfies the power constraint which is the main 
challenge of dark-silicon era. Experimental results show that 
the proposed architecture considerably improves the energy-
delay product (EDP) and performance of the 3D eCMP 
compared to the Baseline memory design. 
Keywords— Non-Volatile Memory (NVM), Hybrid memory 
Architecture, Embedded Chip-multiprocessor (eCMP), Convex-
optimization.  
I. INTRODUCTION 
The increase in the number of cores in embedded CMPs 
comes with an increase in power consumption. Power 
consumption is a primary constraint in embedded system 
designs since many of them are generally limited by battery 
lifetime. Main memory and cache hierarchy can consume a 
significant portion of the overall energy in memory-intensive 
embedded applications [1]. On the other hand, leakage power 
also constitutes a major fraction of power consumption of 
memory modules. Consequently, architecting new classes of 
memory systems with the minimum leakage power is essential 
for embedded systems. 
STT-RAM is considered as an attractive replacement for 
traditional SRAM memories due to its ultra-low leakage power 
and higher capacity. However, STT-RAM suffers from a longer 
write latency, limited write endurance and higher write energy 
consumption when compared to the traditional SRAM memory 
technology. In order to overcome the aforementioned 
disadvantages of both memory technologies and benefit from 
their positive features, we need to exploit SRAM and STT-RAM 
as two different types of memory banks in the memory 
architecture.   This heterogeneous point of view leads us to the 
best design that benefits from advantages of both memory 
technologies. In this work, we exploit non-volatile memories 
(NVMs) and 3D CMP in order to design a dark-silicon-aware 
CMP. In this wok, we use non uniform memory architecture 
(NUMA) stacked directly on top of the core layer in a 3D CMP.   
In this work, we propose a convex optimization based 
approach for designing a heterogeneous memory system in order 
to maximize the performance of the 3D CMP with respect to the 
peak power budget which is a main constraint in dark silicon era. 
The proposed convex model chooses efficient numbers and 
placement of SRAM and STT-RAM memories on the memory 
layer, and effectively maps applications/threads on cores in the 
core layer. In the proposed heterogeneous memory system, STT-
RAM is incorporated with SRAM banks in the second layer 
(Figure 1). The rest of this paper is organized as follows. Section 
II describes the convex optimization model. Evaluation results 
are presented in Section III, and the paper is concluded in 
Section IV. 
Fig. 1. 3D eCMP where hybrid memory system is stacked onto the core layer 
II. OPTIMIZATION PROBLEM
In this section, we propose a convex optimization model 
with the following outputs: 1) optimal number of SRAM and 
STT-RAM memory banks based on the memory access behavior 
of mapped applications with respect to the peak power budget; 
2) optimal placement of SRAM incorporated with STT-RAM 
banks in the memory layer; 3) optimal placement of cores by 
placing cores with more intense communication closer to each 
other in the core layer. To solve the models, we use CVX [2], an 
efficient convex optimization solver. 
Our objective function finally achieve as follow: 
Where  is used as a knob for choosing SRAM versus STT-
RAM bank in each  and  coordinate in the memory layer. In 
this model  is chosen by the designer to evaluate performance 
improvement versus energy reduction. In Equation (1), 
is the communication cost for accessing to SRAM banks by 
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In this equation, is the number of SRAM banks which we 
want to find its optimal value.  is the dimension of the chip in 
 cordinate.  is communication intensity between cores  and 
.  is a binary variable and is set to 1 if the distance 
between cores  and  in -dimension is equal to . In this 
equation,  is the number of read accesses of core  to 
SRAM bank . Also,   is the number of write accesses 
of core  to SRAM bank . Note that, these frequencies are 
known for us because our model is for embedded applications. 
 is a binary variable and is 1 when the distance between 
core  and memory bank  is equal to . The three left 
summations in Equation (2) are for finding the overall cost of 
communications between the cores and the two final 
summations consider the distance and communication between 
the cores and memory banks. Note that, both costs are calculated 
simultaneously and multiplied with each other in order to find 
the final cost. Similarly,  is defined like  for 
dimension . Also,  are defined like 
 for STT-RAM banks. 
 The total power consumption of the proposed stacked 
heterogeneous memory system during the running phase of the 
mapped workload must be less than the maximum power 
budget. In other words, Equation (3) is the dark silicon constraint 
for the proposed memory architecture.  
         
The static power dissipation depends on the temperature. 
Since this optimization approach is solved at design time, we 
consider pessimistic worst-case temperature assumption and 
calculate  and  at maximum temperature limit. 
In Equation (4),  indicates whether a SRAM or STT-
RAM bank is in  in layer  which here is equal to 2. This 
equation finds the static power of hybrid memory by summing 
static power consumption of each SRAM and STT-RAM bank. 
In Equation (5), , , and indicate 
the average dynamic power consumed by the SRAM and STT-
RAM banks per read and write access, respectively. is
the dynamic power consumption of the proposed hybrid 
memory system and is calculated as: 
Also, sum of STT-RAM and SRAM banks used in the 
second layer equals to  as follows: 
 is a binary variable which indicates when the 
coordinate  is assigned to SRAM bank in layer .
Note that, our model finds the optimal number of SRAM and 
STT-RAM banks ( , ).
III. EXPERIMENTAL EVALUATION
In this section, we evaluate our proposed 3D eCMP with 
stacked memory in two different cases: the CMP with SRAM-
only stacked memory on the core layer (Baseline), and the CMP 
with proposed hybrid stacked memory on the core layer. In the 
proposed method, we consider 16 SRAM banks (1MB each) 
and 16 STT-RAM banks (4MB each) as the maximum available 
memory which can be used for designing the hybrid memory 
architecture. In our setup, threads in a given application are 
randomly mapped to cores to avoid a specific Operating System 
(OS) policy. For experimental evaluation,  and  are 
considered  and , respectively.  
Figure 2 shows the results of normalized energy efficiency, 
where energy efficiency is energy-delay product (EDP). As 
shown in this figure, in comparison with the Baseline design, 
the proposed design reduces EDP by about 45.3% on average.  
Figure 3 compares the normalized performance results. As 
shown in this figure, the proposed design improves 
performance up to 16% (9.2% on average) compared with the 
Baseline design. 
Fig. 2. Normalized energy delay product (EDP)  comparison of each 
application with respect to the Baseline. 
Fig. 3. Normalized performance comparison of each application with respect 
to the Baseline. 
IV. CONCLUSION
In this work, we proposed a model to design an optimal 
heterogeneous memory system using SRAM and STT-RAM 
memory banks. Our proposed convex optimization-based 
model finds the optimal number and placement of different 
memory banks to satisfy peak power budget. We maximized 
the performance of CMP design considering communication 
intensity of cores in our model. Experimental results show that 
compared with the traditional memory designs which use a 
single technology, the proposed method improves energy-delay 
product (EDP) by 45.3% on average. 
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